Logic Gates Timing Diagram
Er Abhishek Kumar Agrahari
Computer System Architecture, DLD, Logic Gates
359 Views
Logic Gates Timing Diagram
The operation of a logic gate can also be represented with a timing diagram. Images below shows the output that results from three binary input signals for an AND gate, OR gate, and XOR gate respectively. |
|
| Remember that the AND gate outputs a one only if all its inputs equal one, the OR gate outputs a one if any input equals one, and the XOR gate outputs a one if an odd number of ones is present at the input. Use these rules to verify the outputs shown in the images. |
|
|
|
|
|
|
|
|
|
CSITQuestions Free Education For Everyone
